Filter
Top Products
47
Chapter 3: Testing Performance
To test the single-clock, single-edge, state acquisition
Test the next channels (1680/81A,AD and 1690/91A,AD)
Connect the next combination of data channels and clock channels; then, test
them.
Start with “Connect and configure the logic analyzer” on page 37, connect the
next combination; then, continue through the complete test.