FX Series Programmable Controllers PLC Device Tables 8
8-4
8.3 Performance Specification Of The FX (CPU versions 2.0 to 3.06)
continued over the pa
e....
Item Specification Remarks
Operation control method C
clic operation b
stored pro
ram
I/O control method
Batch processin
method (when
END instruction is executed)
I/O refresh instruction is available
Operation processin
time
Basic instructions: 0.74
µ
s
Applied instructions: several 10's to 100
µ
s
Pro
rammin
lan
ua
e
Rela
s
mbolic lan
ua
e + step
ladder
Step ladder can be used to pro-
duce an SFC st
le pro
ram
Pro
ram capacit
2000 steps built in
Expandable to 8000 steps usin
additional memor
cassette
Number of instructions
Basic sequence instructions: 20
Step ladder instructions: 2
Applied instructions: 87
A Maximum 119 applied instruc-
tions are available includin
all
variations
I/O confi
uration
Max hardware I/O confi
uration points 256, dependent on user selection
(Max. software addressable Inputs 128, Outputs 128)
Auxiliar
rela
(M coils)
General 1024 points M0 to M1023
Latched 524 points (subset) M500 to M1023
Special 256 points From the ran
e M8000 to M8255
State rela
s
(S coils)
General 1000 points S0 to S999
Latched 500 points (subset) S500 to S999
Initial 10 points (subset) S0 to S9
Annunciator 100 points S900 to S999
Timers (T)
100 msec
Ran
e: 0 to 3,276.7 sec
200 points
T0 to T199
10 msec
Ran
e: 0 to 327.67 sec
46 points
T200 to T245
1 msec
retentive
Ran
e: 0 to 32.767 sec
4 points
T246 to T249
100 msec
retentive
Ran
e: 0 to 3,276.7 sec
6 points
T250 to T255
Counters (C)
General
16 bit
Ran
e: 1 to 32,767 counts
200 points
C0 to C199
T
pe: 16 bit up counter
Latched
16 bit
100 points (subset)
C100 to C199
T
pe: 16 bit up counter
General
32 bit
Ran
e: -2,147,483,648 to
2,147,483,647
35 points
C200 to C234
T
pe: 32 bit up/down counter
Latched
32 bit
15 points (subset)
C219 to C234
T
pe: 16 bit up/down counter
